

HOLD TYPE IMAGE DISPLAY APPARATUS  
HAVING TWO STAGGERED DIFFERENT PIXELS  
AND ITS DRIVING METHOD

5           BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a hold type image display apparatus such as a liquid crystal display (LCD) apparatus and an electroluminescence (EL) display apparatus and its driving method.

10           Description of the Related Art

Generally, a hold type image display apparatus such as an LCD apparatus or an EL display apparatus is constructed by a plurality of data lines (or signal lines) 15 driven by a data line driver circuit, a plurality of gate lines (or scan lines) driven by a gate line driver circuit, and pixels each located at one intersection between the data lines and gate lines. In such a hold type image display apparatus, the quality of display deteriorates 20 due to the residual image phenomenon caused by the low response speed and the hold operation. This will be explained later in detail.

In order to suppress the residual image phenomenon, a prior art hold type image display apparatus 25 is suggested to supply video data to pixels on one gate line while supplying black data to pixels on another gate line (see: JP-A-2000-122596). This also will be explained later in detail.

In the above-described prior art hold type 30 image display apparatus, however, the data line driver circuit is still large in scale and power consumption.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a hold type image display apparatus capable of suppressing the residual image phenomenon while reducing the scale and power consumption of a data line driver circuit.

Another object is to provide a panel, a gate line driver circuit and a data line driver circuit used in such a hold type image display apparatus.

A further object is to provide a driving method for driving such a hold type image display apparatus.

According to the present invention, in a hold type image display apparatus, a panel includes a plurality of data lines, a plurality of gate lines, and first and second type pixels located at intersections between the data lines and the gate lines. Every one or more of the first type pixels and every one or more of the second type pixels are staggered at the intersections, wherein each of the first type pixels is connected to one of the data lines and two successive ones of the gate lines, and each of the second type pixels is connected to one of the data lines and one of the gate lines. A gate line driver circuit scans two first successive ones of the gate lines for writing first video data and two second successive ones of the gate lines for writing first black data in a first selection period and scans a preceding one of the first successive gate lines for writing second video data and a preceding one of the second successive gate lines for writing second black data in a second selection period. A data line driver circuit supplies the first video data and the first black data to the data lines in the first selection period, and supplies the second video data and the second black data to the data lines in the second selection period.

Also, the data line driver circuit is constructed by a shift register circuit for receiving two horizontal start pulse signals per one horizontal period to shift the two horizontal start pulse signals in 5 synchronization with a horizontal clock signal; a data register circuit for latching the first and second video data in synchronization with the latch signals; a digital/analog conversion circuit for performing digital/analog conversions upon the first and second 10 video data latched in the data register circuit; a black data voltage generation circuit for generating at least one black data; and an output buffer circuit for multiplexing and supplying the first and second video data and the black data to the data lines. In this case, the 15 shift register circuit includes serially-connected third flip-flops clocked by the horizontal clock signal to generate latch signals, the number of the third flip-flops being half of the number of the data lines.

Further, in a method for driving a hold type 20 image display apparatus comprising a panel including a plurality of data lines, a plurality of gate lines, and first and second type pixels located at intersections between the data lines and the gate lines, every one or more of the first type pixels and every one or more of the 25 second type pixels being staggered at the intersections, wherein each of the first type pixels is connected to one of the data lines and two successive ones of the gate lines, and each of the second type pixels is connected to one of the data lines and one of the gate lines, in a first 30 selection period, two first successive ones of the gate lines for writing first video data and two second successive ones of the gate lines for writing first black data are scanned, and the first video data and the first

black data are supplied to the data lines. Also, in a second selection period, a preceding one of the first successive gate lines for writing second video data and a preceding one of the second successive gate lines for writing second black data are scanned, and the second video data and the second black data are supplied to the data lines.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be more clearly understood from the description set forth below, as compared with the prior art, with reference to the accompanying drawings, wherein:

Fig. 1 is a block circuit diagram illustrating a first prior art LCD apparatus;

Fig. 2 is a detailed circuit diagram of the data line driver circuit of Fig. 1;

Fig. 3 is a timing diagram for explaining the operation of the data line driver circuit of Fig. 2;

Fig. 4 is a detailed circuit diagram of the gate line driver circuit of Fig. 1;

Fig. 5 is a timing diagram for explaining the operation of the gate line driver circuit of Fig. 4;

Fig. 6 is a timing diagram for explaining the operation of the LCD apparatus of Fig. 1;

Fig. 7 is a timing diagram for supplementally explaining the operation of Fig. 6;

Fig. 8 is a timing diagram for explaining a cause of the residual image phenomenon in the LCD apparatus of Fig. 1;

Figs. 9A and 9B are timing diagrams for explaining another cause of the residual image phenomenon in the LCD apparatus of Fig. 1;

Fig. 10 is a block circuit diagram illustrating a second prior art LCD apparatus;

Fig. 11 is a detailed circuit diagram of the gate line driver circuit of Fig. 10;

5 Fig. 12 is a timing diagram for explaining the operation of the gate line driver circuit of Fig. 11;

Fig. 13 is a timing diagram for explaining the operation of the LCD apparatus of Fig. 10;

10 Fig. 14 is a timing diagram for supplementally explaining the operation of Fig. 13;

Fig. 15 is a diagram illustrating a black region of the LCD panel of Fig. 10;

15 Fig. 16 is a block circuit diagram illustrating a first embodiment of the LCD apparatus according to the present invention;

Fig. 17 is a detailed circuit diagram of the data line driver circuit of Fig. 16;

Fig. 18 is a timing diagram for explaining the operation of the data line driver circuit of Fig. 17;

20 Fig. 19 is a detailed circuit diagram of the gate line driver circuit of Fig. 16;

Fig. 20 is a timing diagram for explaining the operation of the gate line driver circuit of Fig. 19;

25 Fig. 21 is a timing diagram for explaining the operation of the LCD apparatus of Fig. 16;

Fig. 22 is a timing diagram for supplementally explaining the operation of Fig. 21;

30 Fig. 23 is a block circuit diagram illustrating a second embodiment of the LCD apparatus according to the present invention;

Fig. 24 is a detailed circuit diagram of the data line driver circuit of Fig. 23;

Fig. 25 is a timing diagram for explaining the

operation of the data line driver circuit of Fig. 24;

Fig. 26 is a timing diagram for explaining the operation of the LCD apparatus of Fig. 23; and

Fig. 27 is a timing diagram for supplementally explaining the operation of Fig. 26.

5

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Before the description of the preferred embodiments, prior art LCD apparatuses will be explained 10 with reference to Figs. 1, 2, 3, 4, 5, 6, 7, 8, 9A, 9B, 10, 11, 12, 13, 14 and 15.

In Fig. 1, which illustrates a first prior art LCD apparatus, reference numeral 11 designates an LCD panel having  $m \times n$  dots where  $m$  is 640 and  $n$  is 480, for 15 example. That is, the LCD panel 11 includes  $m$  data lines  $DL_1, DL_2, DL_3, DL_4, \dots, DL_{m-1}, DL_m$  driven by a data line driver circuit 12,  $n$  gate lines  $GL_1, GL_2, GL_3, GL_4, \dots, GL_{n-1}, GL_n$  driven by a gate line driver circuit 13, and  $m \times n$  pixels  $P_{ij}$  ( $i = 1, 2, 3, 4, \dots, m-1, m$ ;  $j = 1, 2, 3, 4, \dots, n-1, n$ ) each located at one intersection between the data lines  $DL_1, DL_2, DL_3, DL_4, \dots, DL_{m-1}, DL_m$  and the gate lines  $GL_1, GL_2, GL_3, GL_4, \dots, GL_{n-1}, GL_n$ . Each of the pixels  $P_{ij}$  is 20 constructed by one thin film transistor (TFT)  $Q_{ij}$  such as  $Q_{11}$ , one pixel capacitor  $C_{ij}$  such as  $C_{11}$  including liquid crystal connected between the TFT  $Q_{ij}$  and a common 25 electrode to which a common voltage  $VCOM$  is applied.

In Fig. 2, which illustrates a detailed circuit diagram of the data line driver circuit 12 of Fig. 1, the data line driver circuit 12 is constructed by a shift 30 register circuit 121, a data register circuit 122, a data latch circuit 123, a digital/analog (D/A) conversion circuit 124, and an output buffer circuit 125.

The shift register circuit 121 shifts a

horizontal start pulse signal (HST) as shown in Fig. 3 in synchronization with a horizontal clock signal HCK as shown in Fig. 3. The shift register circuit 121 is formed by serially-connected D-type flip-flops 1211, 1212, 1213, 5 1214, ..., 121 $m$ -1, 121 $m$  clocked by rising edges of the horizontal clock signal HCK to generate latch signals LA1, LA2, LA3, LA4, ..., LAm-1, LAm, sequentially, as shown in Fig. 3. Note that the horizontal start pulse signal HST is generated from a horizontal timing generating circuit 10 (not shown) which receives a horizontal synchronization signal HSYNC. Also, the horizontal clock signal HCK is generated from a clock signal generating circuit (not shown).

The data register circuit 122 latches an 8-bit gradation video data signal VD represented by B<sub>0</sub>, B<sub>1</sub>, ..., B<sub>7</sub> in accordance with the latch signals LA1, LA2, LA3, LA4, ..., LAm-1, LAm. The data register circuit 122 is formed by 8 D-type flip-flops 1221 clocked by the latch signal LA1 to latch digital video data D1 of the gradation video signal VD as shown in Fig. 3, 8 D-type flip-flops 1222 clocked by the latch signal LA2 to latch digital video data D2 of the gradation video signal VD as shown in Fig. 3, 8 D-type flip-flops 1223 clocked by the latch signal LA3 to latch digital video data D3 of the gradation video signal VD as shown in Fig. 3, 8 D-type flip-flops 1224 clocked by the latch signal LA4 to latch digital video data D4 of the gradation video signal VD as shown in Fig. 3, ..., 8 D-type flip-flops 122 $m$ -1 clocked by the latch signal LAm-1 to latch digital video data D $m$ -1 of the gradation video signal VD as shown in Fig. 3, and 8 D-type flip-flops 122 $m$  clocked by the latch signal LAm to latch digital video data D $m$  of the gradation video signal VD as shown in Fig. 3. In this case, the digital video data D1, D2, D3, D4,

…,  $D_{m-1}$ ,  $D_m$  of the 8-bit gradation video signal  $VD$  are sequentially generated from a signal processing circuit (not shown).

The data latch circuit 123 latches and 5 multiplexes the digital video data  $D_1$ ,  $D_2$ ,  $D_3$ ,  $D_4$ , …,  $D_{m-1}$ ,  $D_m$ . The data latch circuit 123 is formed by latch circuits 123<sub>1</sub>, 123<sub>2</sub>, 123<sub>3</sub>, 123<sub>4</sub>, …, 123<sub>m-1</sub>, 123<sub>m</sub> clocked by a horizontal strobe signal  $HSTB$  as shown in Fig. 3 which is generated from the horizontal timing generating circuit, 10 and multiplexers 123<sub>1</sub>', 123<sub>2</sub>', …, 123<sub>m/2</sub>' clocked by a polarity signal  $POL$  as shown in Fig. 3 which is also generated from the horizontal timing generating circuit. This polarity signal  $POL$  is used for carrying out a dot 15 inversion method which is advantageous in power consumption.

The D/A conversion circuit 124 is formed by positive-side D/A converters 124<sub>1</sub>, 124<sub>3</sub>, …, 124<sub>m-1</sub> for generating analog gradation voltages on the positive side with respect to the common voltage  $VCOM$  and negative-side 20 D/A converters 124<sub>2</sub>, 124<sub>4</sub>, …, 124<sub>m</sub> for generating analog gradation voltages on the negative side with respect to the common voltage  $VCOM$ . That is, if  $POL = "1"$ , the latch circuits 123<sub>1</sub>, 123<sub>2</sub>, 123<sub>3</sub>, 123<sub>4</sub>, …, 123<sub>m-1</sub>, 123<sub>m</sub> are connected by the multiplexers 123<sub>1</sub>', 123<sub>2</sub>', …, 123<sub>m/2</sub>' to the D/A converters 124<sub>1</sub>, 124<sub>2</sub>, 124<sub>3</sub>, 124<sub>4</sub>, …, 124<sub>m-1</sub>, 124<sub>m</sub>, respectively. As a result, the D/A converters 124<sub>1</sub>, 124<sub>2</sub>, 124<sub>3</sub>, 124<sub>4</sub>, …, 124<sub>m-1</sub>, 124<sub>m</sub> generate analog video signals corresponding to the digital video signals  $D_1$ ,  $D_2$ , 25  $D_3$ ,  $D_4$ , …,  $D_{m-1}$ ,  $D_m$ , respectively. On the other hand, if 123<sub>1</sub>, 123<sub>2</sub>, 123<sub>3</sub>, 123<sub>4</sub>, …, 123<sub>m-1</sub>, 123<sub>m</sub> are connected by the multiplexers 123<sub>1</sub>', 123<sub>2</sub>', …, 123<sub>m/2</sub>' to the D/A converters 124<sub>2</sub>, 124<sub>1</sub>, 124<sub>4</sub>, 124<sub>3</sub>, …, 124<sub>m-1</sub>, 124<sub>m</sub>, respectively. As a result, the D/A 30

converters 1241, 1242, 1243, 1244, ..., 124<sub>m-1</sub>, 124<sub>m</sub> generate analog video signals corresponding to the digital video signals D<sub>2</sub>, D<sub>1</sub>, D<sub>4</sub>, D<sub>3</sub>, ..., D<sub>m</sub>, D<sub>m-1</sub>, respectively.

5 The output buffer circuit 125 multiplexes the analog video signals from the D/A conversion circuit 124 in accordance with a data selection signal DSL as shown in Fig. 3 similar to the polarity signal POL. The data selection signal DSL is generated from the horizontal 10 timing generating circuit. The output buffer circuit 125 is formed by amplifiers (usually, voltage-follower-type operational amplifiers) 1251, 1252, 1253, 1254, ..., 125<sub>m-1</sub>, 125<sub>m</sub> for amplifying the analog video signals from the D/A converters 1241, 1242, 1243, 1244, ..., 124<sub>m-1</sub>, 15 124<sub>m</sub>, respectively, and multiplexers 1251', 1252', ..., 125<sub>m/2</sub>' clocked by the data selection signal DOL. In this case, the multiplexers 1251', 1252', ..., 125<sub>m/2</sub>' operate in the same way as the multiplexers 1231', 1232', ..., 123<sub>m/2</sub>', respectively, of the data latch circuit 123. That 20 is, if DSL = "1", the multiplexers 1251', 1252', ..., 125<sub>m/2</sub>' are in a through state, while if DSL = "0", the multiplexers 1251', 1252', ..., 125<sub>m/2</sub>' are in a cross state. Therefore, the analog video signals corresponding to the digital 25 video signals D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub>, D<sub>4</sub>, ..., D<sub>m-1</sub>, D<sub>m</sub> are supplied to the data lines DL<sub>1</sub>, DL<sub>2</sub>, DL<sub>3</sub>, DL<sub>4</sub>, ..., DL<sub>m-1</sub>, DL<sub>m</sub>, respectively. Note that the analog video signals corresponding to the digital video signals D<sub>2</sub>, D<sub>1</sub>, D<sub>4</sub>, D<sub>3</sub>, ..., D<sub>m</sub>, D<sub>m-1</sub> are never supplied to the respective data lines DL<sub>1</sub>, DL<sub>2</sub>, DL<sub>3</sub>, DL<sub>4</sub>, ..., DL<sub>m-1</sub>, DL<sub>m</sub>.

30 In Fig. 4, which illustrates a detailed circuit diagram of the gate line driver circuit 13 of Fig. 1, the gate line driver circuit 13 is constructed by a shift register circuit 131 for shifting a vertical start pulse

signal VST as shown in Fig. 5 in synchronization with a vertical clock signal VCK as shown in Fig. 5, and an output buffer circuit 132 formed by amplifiers (usually, voltage-follower-type operational amplifiers) 1321, 1322, 5 1323, 1324, ..., 132n-1, 132n. Note that one vertical start pulse signal VSP is generated per one frame period. This shift register circuit 131 is formed by serially-connected D-type flip-flops 1311, 1312, 1313, 10 1314, ..., 131n-1, 131n clocked by rising edges of the vertical clock signal VCK to generate gate line signals (or scan line signals) as shown in Fig. 5 on the gate lines GL<sub>1</sub>, GL<sub>2</sub>, GL<sub>3</sub>, GL<sub>4</sub>, ..., GL<sub>n-1</sub>, GL<sub>n</sub>, respectively.

As illustrated in Fig. 6, in a first frame period T1, when video data ①+, ②-, ③+ and ④- are supplied to the data lines DL<sub>1</sub>, DL<sub>2</sub>, DL<sub>3</sub> and DL<sub>4</sub>, respectively, while the gate line signal at the gate line GL<sub>1</sub> is high, the video data ①+, ②-, ③+ and ④- are written into pixels A, B, C and D, respectively, at time t1 as illustrated in Fig. 7.

20 Next, in a second frame period T2, when video data ①'-, ②'+, ③'- and ④'+ are supplied to the data lines DL<sub>1</sub>, DL<sub>2</sub>, DL<sub>3</sub> and DL<sub>4</sub>, respectively, while the gate line signal at the gate line GL<sub>2</sub> is high, the video data ①'-, ②'+, ③'- and ④'+ are written into pixels E, F, G and H, 25 respectively, at time t2 as illustrated in Fig. 7.

Next, in a third frame period T3, when video data ①"+, ②"-, ③"+ and ④"- are supplied to the data lines DL<sub>1</sub>, DL<sub>2</sub>, DL<sub>3</sub> and DL<sub>4</sub>, respectively, while the gate line signal at the gate line GL<sub>3</sub> is high, the video data 30 ①"+, ②"-, ③"+ and ④"- are written into pixels I, J, K and L, respectively, at time t3 as illustrated in Fig. 7.

Thereafter, similar operations follow.

In the LCD apparatus of Fig. 1, however, the quality of display deteriorates due to the residual image phenomenon. For example, if the LCD apparatus of Fig. 1 is of a twisted nematic (TN) type, the response speed is 5 on the order of 10ms which is longer than one frame period such as 1/60 sec. As a result, as illustrated in Fig. 8, the application of a displayed pixel gradation voltage (brightness) actually cannot follow the writing of its corresponding video data to one of the data lines  $DL_1$ ,  $DL_2$ , 10  $DL_3$ ,  $DL_4$ ,  $\dots$ ,  $DL_{n-1}$ ,  $DL_n$ . For example, it will take three or four frame periods for the actual displayed pixel gradation voltage to reach its target voltage represented by the corresponding video data. Thus, the 15 above-mentioned residual image phenomenon is caused by the low response speed of the LCD apparatus of Fig. 1. Additionally, the above-mentioned residual image phenomenon is caused, since the LCD apparatus of Fig. 1 is of a hold type (see: Taiichiro Kurita, "Degradation of Quality of Moving Images Displayed on Hold Type Displays 20 and Its Improving Method", 1999 Symposium of IEICE, SC-8-1, pp.207-208, 1999). That is, as illustrated in Fig. 9A, in a hold type display apparatus such as the LCD apparatus of Fig. 1, since a supplied video data gradation holds for one frame period, the supplied video data remains until 25 the next video data is supplied, which would enhance the residual image phenomenon. On the other hand, as illustrated in Fig. 9B, in an impulse type display apparatus such as a cathode ray tube (CRT) display apparatus, a supplied video data gradation holds only for 30 a short time such as several milliseconds, which would suppress the residual image phenomenon.

In Fig. 10, which illustrates a second prior art LCD apparatus (see: JP-A-2000-122596), in order to

suppress the residual image phenomenon, while video data are supplied to pixels on one gate line, black signals are supplied to pixels on another gate line.

In Fig. 10, an LCD panel 21, a data line driver circuit 22 and a gate line driver circuit 23 are provided. In this case, the LCD panel 21 and the data line driver circuit 22 have the same configuration as the LCD panel 11 and the data line driver circuit 12, respectively, of Fig. 1.

In Fig. 11, which illustrates a detailed circuit diagram of the gate line driver circuit 23 of Fig. 10, the gate line driver circuit 23 is constructed by shift register circuits 231 and 232 for shifting a vertical start pulse signal VST as shown in Fig. 12 in synchronization with a vertical clock signal VCK as shown in Fig. 12, a gate circuit 233, and an output buffer circuit 234 formed by amplifiers (usually, voltage-follower-type operational amplifiers) 2341, 2342, 2343, 2344, ..., 234n-1, 234n.

The shift register circuit 231 is formed by serially-connected D-type flip-flops 2311, 2312, 2313, 2314, ..., 231n-1, 231n clocked by rising edges of the vertical clock signal VCK to generate signals  $S_1$ ,  $S_2$ ,  $S_3$ ,  $S_4$ , ...,  $S_{n-1}$ ,  $S_n$  as shown in Fig. 12.

The shift register circuit 232 is formed by serially-connected D-type flip-flops 2321, 2322, 2323, 2324, ..., 232n-1, 232n clocked by falling edges of the vertical clock signal VCK to generate signals  $S'_1$ ,  $S'_2$ ,  $S'_3$ ,  $S'_4$ , ...,  $S'_{n-1}$ ,  $S'_n$  as shown in Fig. 12.

The gate circuit 233 is formed by a gate 2331 for receiving the signals  $S_1$  and  $S'_1$ , a gate 2332 for receiving the signals  $S_2$  and  $S'_2$ , a gate 2333 for receiving the signals  $S_3$  and  $S'_3$ , a gate 2334 for receiving the

signals  $S_4$  and  $S_4'$ ,  $\dots$ , a gate 233n-1 for receiving the signals  $S_{n-1}$ , and  $S_{n-1}'$ , a gate 233n for receiving the signals  $S_n$  and  $S_n'$ , to generate gate line signals (or scan line signals) on the gate lines  $GL_1$ ,  $GL_2$ ,  $GL_3$ ,  $GL_4$ ,  $\dots$ ,  $GL_{n-1}$ , 5  $GL_n$ , respectively, as shown in Fig. 12.

In Fig. 12, two vertical start pulse signals VST are generated per one frame period. A first one of the vertical start pulse signals VST is used for writing black data, while a second one of the vertical start pulse 10 signals VST is used for writing video data.

As illustrated in Fig. 13, in the former half T1 of a first frame period, when video data ①+, ②-, ③+ and ④- are supplied to the data lines  $DL_1$ ,  $DL_2$ ,  $DL_3$  and  $DL_4$ , respectively, while the gate line signal at the gate 15 line  $GL_1$  is high, the video data ①+, ②-, ③+ and ④- are written into pixels A, B, C and D, respectively, at time  $t_1$  as illustrated in Fig. 14. Subsequently, as illustrated in Fig. 13, in the latter half  $T1'$  of the first frame period, when black data B+, B-, B+ and B- are supplied to the data 20 lines  $DL_{k+1}$ ,  $DL_{k+2}$ ,  $DL_{k+3}$  and  $DL_{k+4}$ , respectively, while the gate line signal at the gate line  $GL_{k+1}$  is high, the black data B+, B-, B+ and B- are written into pixels BA, BB, BC and BD, respectively, at time  $t_1'$  as illustrated in Fig. 14.

25 Next, in the former half  $T2$  of a second frame period, when video data ①'-, ②'+, ③'- and ④'+ are supplied to the data lines  $DL_1$ ,  $DL_2$ ,  $DL_3$  and  $DL_4$ , respectively, while the gate line signal at the gate line  $GL_2$  is high, the video data ①'-, ②'+, ③'- and ④'+ are 30 written into pixels E, F, G and H, respectively, at time  $t_2$  as illustrated in Fig. 14. Subsequently, in the latter half  $T2'$  of the second frame period, when black data B-, B+, B- and B+ are supplied to the data lines  $DL_1$ ,  $DL_2$ ,  $DL_3$

and  $DL_4$ , respectively, while the gate line signal at the gate line  $GL_{k+2}$  is high, the black data  $B-$ ,  $B+$ ,  $B-$  and  $B+$  are written into pixels  $BE$ ,  $BF$ ,  $BG$  and  $BH$ , respectively, at time  $t2$  as illustrated in Fig. 14.

5 Next, in the former half  $T3$  of a third frame period, when video data  $\textcircled{1}''+$ ,  $\textcircled{2}''-$ ,  $\textcircled{3}''+$  and  $\textcircled{4}''-$  are supplied to the data lines  $DL_1$ ,  $DL_2$ ,  $DL_3$  and  $DL_4$ , respectively, while the gate line signal at the gate line  $GL_3$  is high, the video data  $\textcircled{1}''+$ ,  $\textcircled{2}''-$ ,  $\textcircled{3}''+$  and  $\textcircled{4}''-$  are 10 written into pixels  $I$ ,  $J$ ,  $K$  and  $L$ , respectively, at time  $t3$  as illustrated in Fig. 14. Subsequently, in the latter half  $T3'$  of the third frame period, when video data  $B+$ ,  $B-$ ,  $B+$  and  $B-$  are supplied to the data lines  $DL_1$ ,  $DL_2$ ,  $DL_3$  and  $DL_4$ , respectively, while the gate line signal at the 15 gate line  $GL_{k+3}$  is high, the video data  $B+$ ,  $B-$ ,  $B+$  and  $B-$  are written into pixels  $BI$ ,  $BJ$ ,  $BK$  and  $BL$ , respectively, at time  $t3'$  as illustrated in Fig. 14.

Thereafter, the same operation as described above is repeated.

20 Thus, as illustrated in Fig. 15, a black region having a width of  $k$  gate lines where  $k = 1, 2, 3, \dots$  is scanned on a screen to suppress the residual image phenomenon.

In the LCD apparatus of Fig. 10, however, since 25 the data line driver circuit 22 has the same configuration as the data driver circuit 12 of Fig. 2, the data line driver circuit 22 is still large in scale, preventing the LCD apparatus from being compact in size. Also, since the output buffer circuit of the data driver circuit 22 has 30 the same number of power consuming amplifiers (voltage followers) as the data lines  $DL_1$ ,  $DL_2$ ,  $\dots$ ,  $DL_m$ , the power consumption is enormously increased.

In Fig. 16, which illustrates a first

embodiment of the LCD apparatus according to the present invention, reference numeral 1 designates an LCD panel having  $m \times n$  dots where  $m$  is 640 and  $n$  is 480, for example. That is, the LCD panel 1 includes  $m$  data lines  $DL_1, DL_2, DL_3, DL_4, \dots, DL_{m-1}, DL_m$  driven by a data line driver circuit 2,  $(n+1)$  gate lines  $GL_1, GL_2, GL_3, GL_4, \dots, GL_{n-1}, GL_n, GL_{n+1}$ , and  $m \times n$  pixels  $P_{ij}$  located at intersections between the data lines  $DL_1, DL_2, DL_3, DL_4, \dots, DL_{n-1}, DL_n$  and the gate lines  $GL_1, GL_2, GL_3, GL_4, \dots, GL_{n-1}, GL_n, GL_{n+1}$ . The gate line  $GL_{n+1}$  is additional to the gate lines  $GL_1, GL_2, GL_3, GL_4, \dots, GL_{n-1}, GL_n$  of Figs. 1 and 10; however, this would never increase the manufacturing steps.

Each of the pixels  $P_{ij}$  is constructed by two TFTs  $Q_{ij}$  and  $Q_{ij}'$  and one pixel capacitor  $C_{ij}$  including liquid crystal connected to a common electrode to which the common electrode voltage  $VCOM$  is applied. The TFT  $Q_{ij}$  is connected between the data line  $DL_i$  and the TFT  $Q_{ij}'$ , and the TFT  $Q_{ij}'$  is connected between the TFT  $Q_{ij}$  and the pixel capacitor  $C_{ij}$ .

If  $i+j = 2, 4, 6, \dots$ , the pixel  $P_{ij}$  is of a first type where the gate of the TFT  $Q_{ij}$  such as  $Q_{11}$  is connected to the gate line  $GL_j$  such as  $GL_1$  and the gate of the TFT  $Q_{ij}'$  such as  $Q_{11}'$  is connected to the gate line  $GL_{j+1}$  such as  $GL_2$ . Therefore, when the voltages at the gate lines  $GL_j$  and  $GL_{j+1}$  are both high, video data or black data is supplied from the data line  $DL_i$  to the first type pixel  $P_{ij}$  ( $i+j = 2, 4, 6, 8, \dots$ ).

On the other hand, if  $i+j = 3, 5, 7, 9, \dots$ , the pixel  $P_{ij}$  is of a second type where the gates of the TFT  $Q_{ij}$  and  $Q_{ij}'$  such as  $Q_{21}$  and  $Q_{21}'$  are both connected to the gate line  $GL_j$  such as  $GL_1$ . Therefore, when the voltage at the gate line  $GL_j$  is high, video data or black data is supplied from the data line  $DL_i$  to the second type pixel

$P_{ij}$  ( $i+j = 3, 5, 7, 9, \dots$ ).

The first type pixels  $P_{ij}$  ( $i+j = 2, 4, 6, 8, \dots$ ) and the second type pixels  $P_{ij}$  ( $i+j = 3, 5, 7, 9, \dots$ ) are staggered in the LCD panel 1. That is, the first type pixels  $P_{ij}$  ( $i+j = 2, 4, 6, 8, \dots$ ) and the second type pixels  $P_{ij}$  ( $i+j = 3, 5, 7, 9, \dots$ ) are alternately arranged in rows, columns.

In Fig. 17, which illustrates a detailed circuit diagram of the data line driver circuit 2 of Fig.

10 16, the data line driver circuit 2 is constructed by a shift register circuit 21, a data register circuit 22, a data latch circuit 23, a digital/analog conversion circuit 24, a black data voltage generation circuit 25, and an output buffer circuit 26.

15 The shift register circuit 21 shifts a horizontal start pulse signal HST as shown in Fig. 18 in synchronization with a horizontal clock signal HCK as shown in Fig. 18. The shift register circuit 21 is formed by serially-connected D-type flip-flops 211, 212,  $\dots$ , 21 $m/2$  clocked by rising edges of the horizontal clock signal HCK to generate latch signals LA1, LA2,  $\dots$ , LA $m/2$ , sequentially as shown in Fig. 18. Note that two horizontal start pulse signals HST are generated per one horizontal synchronization signal HSYNC from a horizontal timing 20 generating circuit (not shown) which receives the horizontal synchronization signal HSYNC. Also, the horizontal clock signal HCK is generated from a clock signal generating circuit (not shown).

25

The data register circuit 22 latches an 8-bit gradation video data signal VD represented by  $B_0, B_1, \dots, B_7$  in accordance with the latch signals LA1, LA2,  $\dots$ , LA $m/2$ . The data register circuit 22 is formed by 8 D-type flip-flops 221 clocked by the latch signal LA1 to latch

digital video data D1 or D2 of the gradation video signal VD as shown in Fig. 18, 8 D-type flip-flops 222 clocked by the latch signal LA2 to latch digital video data D3 or D4 of the gradation video signal VD as shown in Fig. 18, 5 ..., 8 D-type flip-flops 22 clocked by the latch signal LA1  $m/2$  to latch digital video data  $D_{m-1}$  or  $D_m$  of the gradation video signal VD as shown Fig. 18. In this case, the digital video data D1, D3, ...,  $D_{m-1}$ , D2, D4, ...,  $D_m$  of the 8 bit gradation video signal VD are sequentially generated from 10 a signal processing circuit (not shown). In more detail, in a first horizontal period, the digital video data D1, D3, ...,  $D_{m-1}$ , D2, D4, ...,  $D_m$  are sequentially generated, and in a second horizontal period alternately with the first horizontal period, the digital video data D2, D4, 15 ...,  $D_m$ , D1, D3, ...,  $D_{m-1}$  are sequentially generated.

The data latch circuit 23 latches the digital video data D1 or D2, D3 or D4, ...,  $D_{m-1}$  or  $D_m$ . The data latch circuit 23 is formed by latch circuits 231, 232, ..., 23 $m/2$  clocked by a horizontal strobe signal HSTB as shown 20 in Fig. 18 which is generated from the horizontal timing generating circuit.

The D/A conversion circuit 24 is formed by multiplexers 2411, 2412, ..., 241 $m/2$  clocked by a polarity signal POL as shown in Fig. 18, positive-side D/A 25 converters 2421, 2423, ..., 242 $m-1$  for generating analog gradation voltages on the positive side with respect to the common voltage VCOM, negative-side D/A converters 2422, 2424, 242 $m$  for generating analog gradation voltages on the negative side with respect to the common voltage 30 VCOM, and multiplexers 2431, 2432, ..., 243 $m/2$  clocked by the polarity signal POL. That is, if POL = "1", the positive-side D/A converters 2421, 2423, 242 $m-1$  are selected by the multiplexers 2411, 2412, ..., 241 $m/2$  and

the multiplexers 2431, 2432, ..., 243 $m/2$ . As a result, the D/A conversion circuit 24 generates positive polarity analog video signals corresponding to the digital video signals D1 or D2, D3 or D4, ..., D $m-1$  or D $m$ , respectively, 5 and transmits them to the output buffer circuit 26. On the other hand, if POL = "0", the negative-side D/A converters 2422, 2424, 242 $m$  are selected by the multiplexers 2411, 2412, ..., 241 $m/2$  and the multiplexers 2431, 2432, ..., 243 $m/2$ . As a result, the D/A conversion circuit 24 10 generates negative polarity analog video signals corresponding to the digital video signals D1 or D2, D3 or D4, ..., D $m-1$  or D $m$ , respectively, and transmits them to the output buffer circuit 26.

The black data voltage generation circuit 25 is 15 formed by a multiplexer 251 clocked by the polarity signal POL and an amplifier 252. The multiplexer 251 operates in the same way as the multiplexers 2411, 2412, ..., 241 $m/2$  and the multiplexers 2431, 2432, ..., 243 $m/2$ . That is, if POL = "1", black data B- is selected, amplified and 20 transmitted to the output buffer circuit 26. On the other hand, if POL = "0", black data B+ is selected, amplified and transmitted to the output buffer circuit 26.

The output buffer circuit 26 multiplexes the 25 analog video signals from the D/A conversion circuit 24 and the black data voltage B- or B+ in accordance with a data selection signal DSL which is nearly equal to a signal obtained by dividing the polarity signal POL. The data selection signal DSL is generated from the horizontal timing generating circuit.

30 The output buffer circuit 26 is formed by amplifiers (usually, voltage-follower-type operational amplifiers) 2611, 2612, ..., 261 $m/2$  for amplifying the analog video signals from the multiplexers 2431, 2432, ...,

243m/2, respectively, of the D/A conversion circuit 24 and multiplexers 2621, 2622, ..., 262m/2 clocked by the data selection signal DSL. In this case, if  $DSL = "1"$ , the multiplexers 2621, 2622, ..., 262m/2 are in a through state, 5 while, if  $DSL = "0"$ , the multiplexers 2621, 2622, ..., 262m/2 are in a cross state.

Therefore, in a first horizontal period, when  $POL = "1"$  (positive) and  $DSL = "1"$  (through state), signals  $D1(+)$ ,  $B-$ ,  $D3(+)$ ,  $B-$ , ...,  $Dm-1(+)$ ,  $B-$  are generated from 10 the output buffer circuit 26, and subsequently, when  $POL = "0"$  (negative) and  $DSL = "0"$  (cross state), signals  $B+$ ,  $D2(-)$ ,  $B+$ ,  $D4(-)$ , ...,  $B+$ ,  $Dm(-)$  are generated from the output buffer circuit 26.

On the other hand, in a second horizontal period, 15 when  $POL = "1"$  (positive) and  $DSL = "0"$  (cross state), signals  $B-$ ,  $D2(+)$ ,  $B-$ ,  $D4(+)$ , ...,  $B-$ ,  $Dm(+)$  are generated from the output buffer circuit 26, and subsequently, when  $POL = "0"$  (negative) and  $DSL = "1"$  (through state), signals  $D1(-)$ ,  $B+$ ,  $D3(-)$ ,  $B4$ , ...,  $Dm-1(-)$ ,  $B+$  are generated from 20 the output buffer circuit 26.

In Fig. 19, which illustrates a detailed circuit diagram of the gate line driver circuit 2 of Fig. 16, the gate line driver circuit 3 is constructed by shift register circuits 31 and 32 for shifting a vertical start pulse signal VST as shown in Fig. 20 in synchronization 25 with a vertical clock signal VCK as shown in Fig. 20, a gate circuit 33 and an output buffer circuit 34 formed by amplifiers 341, 342, 343, 344, ..., 34n-1, 34n. Note that two vertical start pulse signals VSP are generated per one 30 frame period.

The shift register circuit 31 is formed by serially-connected D-type flip-flops 311, 312, 313, 314, ..., 31n-1, 31n, 31n+1, 31n+2 clocked by rising edges of

the vertical clock signal VCK to generate signals  $S_1$ ,  $S_2$ ,  $S_3$ ,  $S_4$ , ...,  $S_{n-1}$ ,  $S_n$ ,  $S_{n+1}$ ,  $S_{n+2}$  as shown in Fig. 20.

The shift register circuit 32 is formed by serially-connected D-type flip-flops 321, 322, 323, 324, ..., 32 $n-1$ , 32 $n$ , 32 $n+1$  clocked by falling edges of the vertical clock signal VCK to generate signals  $S_1'$ ,  $S_2'$ ,  $S_3'$ ,  $S_4'$ , ...,  $S_{n-1}'$ ,  $S_n'$ ,  $S_{n+1}'$  as shown in Fig. 20.

The gate circuit 33 is formed by a gate 331 for receiving the signals  $S_1'$  and  $S_2$ , a gate 332 for receiving the signals  $S_2'$  and  $S_3$ , a gate 333 for receiving the signals  $S_3'$  and  $S_4$ , a gate 334 for receiving the signals  $S_4'$  and  $S_5$ , ..., a gate 33 $n-1$  for receiving the signals  $S_{n-1}'$  and  $S_n$ , a gate 33 $n$  for receiving the signals  $S_n'$  and  $S_{n+1}$ , and a gate 33 $n+1$  for receiving the signals  $S_{n+1}'$  and  $S_{n+2}$ . Also, the gate circuit 33 is formed by a gate 331' for receiving the signal  $S_1$  and an output signal  $S_1''$  of the gate 331, a gate 332' for receiving the signal  $S_2$  and an output signal  $S_2''$  of the gate 332, a gate 333' for receiving the signal  $S_3$  and an output signal  $S_3''$  of the gate 333, a gate 334' for receiving the signal  $S_4$  and an output signal  $S_4''$  of the gate 334, ..., a gate 33 $n-1$ ' for receiving the signal  $S_{n-1}$  and an output signal  $S_{n-1}''$  of the gate 33 $n-1$ , a gate 33 $n$ ' for receiving the signal  $S_n$  and an output signal  $S_n''$  of the gate 33 $n$ , and a gate 33 $n+1$ ' for receiving the signal  $S_{n+1}$  and an output signal  $S_{n+1}''$  of the gate 33 $n+1$ .

Thus, the gate circuit 33 generates gate line signals (or scan line signals) on the gate lines  $GL_1$ ,  $GL_2$ ,  $GL_3$ ,  $GL_4$ , ...,  $GL_{n-1}$ ,  $GL_n$ ,  $GL_{n+1}$ , respectively, as shown in Fig. 20.

As shown in Fig. 20, two vertical start pulse signals VST are generated per one frame period. A first one of the vertical start pulse signals VST is used for writing black data, while a second one of the vertical

start pulse signals VST is used for writing video data.

As illustrated in Fig. 21, in the former half T1 of a first frame period, when video data ①+ and ③+ are supplied to the data lines DL<sub>1</sub> and DL<sub>3</sub>, respectively, and black data B- is supplied to the data lines DL<sub>2</sub> and DL<sub>4</sub> while the gate line signals at the gate lines GL<sub>1</sub>, GL<sub>2</sub>, GL<sub>k+1</sub> and GL<sub>k+2</sub> are high, the video data ①+ is written into pixels A, E and BA, the video data ③+ is written into pixels C, G and BC, and black data B- is written into pixels B, D, BB, BD, BF and BH, at time t1 as illustrated in Fig. 22. Subsequently, in the latter half T1' of the first frame period, when video data ②- and ④- are supplied to the data lines DL<sub>2</sub> and DL<sub>4</sub>, respectively, and black data B+ is supplied to the data lines DL<sub>1</sub> and DL<sub>3</sub> while the gate line signals at the gate lines GL<sub>1</sub> and GL<sub>k+1</sub> are high, the video data ②- is written into pixel B, the video data ④- is written into pixel D, and black data B+ is written into pixels BA and BC, at time t1' as illustrated in Fig. 22.

Next, in the former half T2 of a second frame period, when video data ②'+ and ④'+ are supplied to the data lines DL<sub>2</sub> and DL<sub>4</sub>, respectively, and black data B- is supplied to the data lines DL<sub>1</sub> and DL<sub>3</sub> while the gate line signals at the gate lines GL<sub>2</sub>, GL<sub>3</sub>, GL<sub>k+2</sub> and GL<sub>k+3</sub> are high, the video data ②'+ is written into pixels F, J and BF, the video data ④'+ is written into pixels H, L and BH, and black data B- is written into pixels E, G, BE, BI, BG and BK, at time t2 as illustrated in Fig. 22.

Subsequently, in the latter half T2' of the second frame period, when video data ①'- and ③'- are supplied to the data lines DL<sub>1</sub> and DL<sub>3</sub>, respectively, and black data B+ is supplied to the data lines DL<sub>2</sub> and DL<sub>4</sub> while the gate line signals at the gate lines GL<sub>2</sub> and GL<sub>k+2</sub> are high, the video data ①'- is written into pixel E, the video data

③'- is written into pixel G, and black data B+ is written into pixels BF and BH, at time t2' as illustrated in Fig. 22.

Next, in the former half T3 of a third frame period, when video data ①"+ and ③"+ are supplied to the data lines DL<sub>1</sub> and DL<sub>3</sub>, respectively, and black data B- is supplied to the data lines DL<sub>2</sub> and DL<sub>4</sub> while the gate line signals at the gate lines GL<sub>3</sub>, GL<sub>4</sub>, GL<sub>k+3</sub> and GL<sub>k+4</sub> are high, the video data ①"+ is written into pixels I, M and BI, the video data ③"+ is written into pixels K, O and BK, and black data B- is written into pixels J, L, BJ, BN, BL and BP, at time t3 as illustrated in Fig. 22.

Subsequently, in the latter half T3' of the third frame period, when video data ②"- and ④"- are supplied to the data lines DL<sub>2</sub> and DL<sub>4</sub>, respectively, and black data B+ is supplied to the data lines DL<sub>1</sub> and DL<sub>3</sub> while the gate line signals at the gate lines GL<sub>3</sub> and GL<sub>k+3</sub> are high, the video data ②"- is written into pixel J, the video data ④"- is written into pixel L, and black data B+ is written into pixels BI and BK, at time t3' as illustrated in Fig. 22.

Thereafter, the same operation as described above is repeated.

Thus, in the same way as in the second prior art LCD apparatus of Fig. 10, a black region having a width of k gate lines where k = 1, 3, 5, ... is scanned to suppress the residual image phenomenon.

In the LCD apparatus of Fig. 16, since the data line driver circuit 2 of Fig. 17 has a smaller configuration than the data line driver circuit 12 of Fig. 2, the data line driver circuit 2 can be small in size, so that the integration can be enhanced. Also, since the output buffer circuit 26 of Fig. 17 has half the number

of power consuming amplifiers as that of the data lines  $DL_1, DL_2, \dots, DL_m$ , the power consumption can be remarkably reduced.

5 In Fig. 23, which illustrates a second embodiment of the LCD apparatus according to the present invention, the LCD panel 1 of Fig. 16 is replaced by an LCD panel 1' where the first type of two consecutive pixels  $P_{ij}$  ( $i = 1, 2, 5, 6, \dots$  under  $j = 1, 3, 5, \dots$ , and  $i = 3, 4, 7, 8, \dots$  under  $j = 2, 4, 6, \dots$ ) and the second type of 10 two consecutive pixels  $P_{ij}$  ( $i = 3, 4, 7, 8, \dots$  under  $j = 1, 3, 5, \dots$ , and  $i = 1, 2, 5, 6, \dots$  under  $j = 2, 4, 6, \dots$ ) are staggered. That is, two first type pixels  $P_{ij}$  and two second type pixels  $P_{ij}$  are alternately arranged in rows, columns.

15 Each of the first type pixels  $P_{ij}$  is the same as those of Fig. 16. That is, the gate of the TFT  $Q_{ij}$  such as  $Q_{11}$  is connected to the gate line  $GL_j$  such as  $GL_1$  and the gate of the TFT  $Q_{ij}'$  such as  $Q_{11}'$  is connected to the gate line  $GL_{j+1}$  such as  $GL_2$ . Therefore, when the voltages 20 at the gate lines  $GL_j$  and  $GL_{j+1}$  are both high, video data or black data is supplied from the data line  $DL_i$  to the first type pixel  $P_{ij}$ .

25 Also, each of the second type pixels  $P_{ij}$  is the same as those of Fig. 16. That is, the gates of the TFT  $Q_{ij}$  and  $Q_{ij}'$  such as  $Q_{22}$  and  $Q_{22}'$  are both connected to the gate line  $GL_j$  such as  $GL_2$ . Therefore, when the voltage at the gate line  $GL_j$  is high, video data or black data is supplied from the data line  $DL_i$  to the second type pixel  $P_{ij}$ .

30 Also, in Fig. 23, the data line driver circuit 2 of Fig. 16 is replaced by a data line driver circuit 2' which is illustrated in Fig. 24 in detail.

In Fig. 17, the data line driver circuit 2' is

constructed by a shift register circuit 21', a data register circuit 22', a data latch circuit 23', a D/A conversion circuit 24', a black data voltage generation circuit 25', and an output buffer circuit 26'.

5           The shift register circuit 21' shifts a horizontal start pulse signal HST as shown in Fig. 25 in synchronization a horizontal clock signal HCK as shown in Fig. 25. The shift register circuit 21' has the same configuration as the shift register circuit 21 of Fig. 17. 10 That is, the shift register circuit 21' is formed by serially-connected D-type flip-flops 211, 212, ..., 21( $m/2-1$ ), 21 $m/2$  clocked by rising edges of the horizontal clock signal HCK to generate latch signals LA1, LA2, ..., LA( $m/2-1$ ), LA $m/2$ , sequentially as shown in Fig. 25.

15           The data register circuit 22' latches an 8-bit gradating video data signal VD represented by  $B_0$ ,  $B_1$ , ...,  $B_7$  in accordance with the latch signals LA1, LA2, ..., LA( $m/2-1$ ), LA $m/2$ . The data register circuit 22' has the same configuration as the data register circuit 22 of Fig. 20. That is, the data register circuit 22' is formed by 8 D-type flip-flops 221 clocked by the latch signal LA1 to latch digital video data D1 or D3 of the gradation video signal VD as shown in Fig. 25, 8 D-type flip-flops 222 clocked by the latch signal LA2 to latch digital video data D3 or D4 of the gradation video signal VD as shown in Fig. 25, ..., 8 D-type flip-flops 22 ( $m/2-1$ ) clocked by the latch signal LA( $m/2-1$ ) to latch digital video data D $m-3$  or D $m-2$  of the gradation video signal VD as shown in Fig. 25, and 8 D-type flip-flops 22 clocked by the latch signal LA $m/2$  25 to latch digital video data D $m-2$  or D $m$  of the gradation video signal VD as shown in Fig. 25. In this case, the digital video data D1, D2, D5, ..., D $m-3$ , D $m-2$ , D3, D4, D7, ..., D $m-1$ , D $m$  of the 8 bit gradation video signal VD are 30

sequentially generated from a signal processing circuit (not shown). In more detail, in a first horizontal period, the digital video data  $D_1, D_2, D_5, \dots, D_{m-3}, D_{m-2}, D_3, D_4, D_7, \dots, D_{m-1}, D_m$  are sequentially generated, and in a 5 second horizontal period, alternately with the first horizontal period, the digital video data  $D_3, D_4, D_7, \dots, D_{m-1}, D_m, D_1, D_2, D_5, \dots, D_{m-3}, D_{m-2}$  are sequentially generated.

The data latch circuit 23' latches the digital 10 video data  $D_1$  or  $D_3, D_2$  or  $D_4, \dots, D_{m-3}$  or  $D_{m-1}, D_{m-2}$  or  $D_m$ . The data latch circuit 23' has the same configuration as the data latch circuit 23 of Fig. 17. That is, the data latch circuit 23' is formed by latch circuits 231, 232,  $\dots, 23(m/2-1), 23m/2$  clocked by a horizontal strobe signal 15 HSTB as shown in Fig. 25 which is generated from the horizontal timing generating circuit.

The D/A conversion circuit 24' has the same configuration as the D/A conversion circuit 24 of Fig. 17. That is, the D/A conversion circuit 24' is formed by 20 multiplexers 2411,  $\dots, 241m/2$  clocked by a polarity signal POL as shown in Fig. 25, positive-side D/A converters 2421,  $\dots, 242m-1$  for generating analog gradation voltages on the positive side with respect to the common voltage VCOM, negative-side D/A converters 2422,  $\dots, 242m$  for 25 generating analog gradation voltages on the negative side with respect to the common voltage VCOM, and multiplexers 2431, 2432,  $\dots, 243m/2$  clocked by the polarity signal POL. That is, if  $POL = "1"$ , the positive-side D/A converters 2421,  $\dots, 242m-1$  are selected by the multiplexers 2411, 30  $\dots, 241m/2$  and the multiplexers 2431,  $\dots, 243m/2$ . As a result, the D/A conversion circuit 24' generates positive polarity analog video signals corresponding to the digital video signals  $D_1$  or  $D_3, D_2$  or  $D_4, \dots, D_{m-3}$  or  $D_{m-1}$ ,

D<sub>m-2</sub> or D<sub>m</sub>, respectively, and transmits them to the output buffer circuit 26'. On the other hand, if POL = "0", the negative-side D/A converters 2422, ..., 242<sub>m</sub> are selected by the multiplexers 2411, ..., 241<sub>m/2</sub> and the multiplexers 5 2431, ..., 243<sub>m/2</sub>. As a result, the D/A conversion circuit 24' generates negative polarity analog video signals corresponding to the digital video signals D1 or D3, D2 or D4, ..., D<sub>m-3</sub> or D<sub>m-1</sub>, D<sub>m-2</sub> or D<sub>m</sub>, respectively, and transmits them to the output buffer circuit 26.

10 The black data voltage generation circuit 25' is similar to the black data voltage generation circuit 25 of Fig. 17. That is, the black data voltage generation circuit 25' is formed by a multiplexer 251 clocked by the polarity signal POL and amplifiers 252 and 253. The 15 multiplexer 251 operates in the same way as the multiplexers 2411, ..., 241<sub>m/2</sub> and the multiplexers 2431, ..., 243<sub>m/2</sub>. Therefore, if POL = "1", black data B<sub>+</sub> and B<sub>-</sub> are amplified and transmitted to the output buffer circuit 26'. On the other hand, if POL = "0", black data B<sub>-</sub> and B<sub>+</sub> 20 are amplified and transmitted to the output buffer circuit 26'.

25 The output buffer circuit 26' multiplexes the analog video signals from the D/A conversion circuit 24' and the black data voltage B<sub>+</sub> or B<sub>-</sub> in accordance with a data selection signal DSL which is generated from the horizontal timing generating circuit.

The output buffer circuit 26' is similar to the output buffer circuit 26 of Fig. 17. That is, the output buffer circuit 26' is formed by amplifiers 2611, 2612, ..., 30 261(<sub>m/2-1</sub>), 261<sub>m/2</sub> for amplifying the analog video signals from the multiplexers 2431, ..., 243<sub>m/2</sub>, of the D/A conversion circuit 24' and multiplexers 2621, ..., 262<sub>m/4</sub> clocked by the data selection signal DSL. In this case,

if  $DSL = "1"$ , the multiplexers  $2621, \dots, 262m/4$  are in a through state, while, if  $DSL = "0"$ , the multiplexers  $2621, \dots, 262m/4$  are in a cross state.

Therefore, in a first horizontal period, when  
 5  $POL = "1"$  (positive) and  $DSL = "1"$  (through state), signals  
 $D1(+), D2(-), B+, B-, \dots, Dm-3(+), Dm-2(-), B+, B-$  are  
 generated from the output buffer circuit  $26'$ , and  
 subsequently, when  $POL = "1"$  (positive) and  $DSL = "0"$   
 (cross state), signals  $B+, B-, D3(+), D4, \dots, B+, B-,$   
 10  $Dm-1(+), Dm(-)$  are generated from the output buffer  
 circuit  $26'$ .

Therefore, in a second horizontal period, when  
 $POL = "0"$  (negative) and  $DSL = "0"$  (cross state), signals  
 $B-, B+, D3(-), D4(+), \dots, B-, B+, Dm-1(-), Dm(+)$  are  
 15 generated from the output buffer circuit  $26'$ , and  
 subsequently, when  $POL = "0"$  (negative) and  $DSL = "1"$   
 (through state), signals  $D1(-), D2(+), B-, B+, \dots, Dm-3(-),$   
 $Dm-2(+), B-, B+$  are generated from the output buffer  
 circuit  $26'$ .

20 Note that the gate line driver circuit 3 has the  
 same configuration as that of Fig. 17.

As illustrated in Fig. 26, in the former half  
 $T1$  of a first frame period, when video data  $\textcircled{1}+$  and  $\textcircled{2}-$   
 25 are supplied to the data lines  $DL_1$  and  $DL_2$ , respectively,  
 and black data  $B+$  and  $B-$  are supplied to the data lines  
 $DL_3$  and  $DL_4$  while the gate line signals at the gate lines  
 $GL_1, GL_2, GL_{k+1}$  and  $GL_{k+2}$  are high, the video data  $\textcircled{1}+$  is  
 written into pixels A, E and BA, the video data  $\textcircled{2}-$  is  
 30 written into pixels B, F and BB, black data  $B+$  is written  
 into pixels C, BC and BG, and black data  $B-$  is written into  
 pixels D, BD and BH, at time  $t1$  as illustrated in Fig. 27.  
 Subsequently, in the latter half  $T1'$  of the first frame  
 period, when video data  $\textcircled{3}+$  and  $\textcircled{4}-$  are supplied to the

data lines  $DL_3$  and  $DL_4$ , respectively, and black data  $B+$  and  $B-$  are supplied to the data lines  $DL_1$  and  $DL_2$  while the gate line signals at the gate lines  $GL_1$  and  $GL_{k+1}$  are high, the video data  $\textcircled{3}^+$  is written into pixel C, the video data  $\textcircled{4}-$  is written into pixel D, black data  $B+$  is written into pixel BA, and black data  $B-$  is written into pixel BB at time  $t_1'$  as illustrated in Fig. 27.

Next, in the former half  $T_2$  of a second frame period, when video data  $\textcircled{3}'-$  and  $\textcircled{4}'+$  are supplied to the data lines  $DL_3$  and  $DL_4$ , respectively, and black data  $B-$  and  $B+$  are supplied to the data lines  $DL_1$  and  $DL_2$  while the gate line signals at the gate lines  $GL_2$ ,  $GL_3$ ,  $GL_{k+2}$  and  $GL_{k+3}$  are high, the video data  $\textcircled{3}'-$  is written into pixels G, K and BG, the video data  $\textcircled{4}'+$  is written into pixels G, L and BH, black data  $B-$  is written into pixels E, BE and BI, and black data  $B+$  is written into pixels F, BF and BJ at time  $t_2$  as illustrated in Fig. 27. Subsequently, in the latter half  $T_2'$  of the second frame period, when video data  $\textcircled{1}'-$  and  $\textcircled{2}'+$  are supplied to the data lines  $DL_1$  and  $DL_2$ , respectively, and black data  $B-$  and  $B+$  are supplied to the data lines  $DL_3$  and  $DL_4$  while the gate line signals at the gate lines  $GL_2$  and  $GL_{k+2}$  are high, the video data  $\textcircled{1}'-$  is written into pixel E, the video data  $\textcircled{2}'+$  is written into pixel F, black data  $B+$  is written into pixel BG, and black data  $B+$  is written into pixels BH, at time  $t_2'$  as illustrated in Fig. 27.

Next, in the former half  $T_3$  of a third frame period, when video data  $\textcircled{1}''+$  and  $\textcircled{2}''-$  are supplied to the data lines  $DL_1$  and  $DL_2$ , respectively, and black data  $B+$  and  $B-$  are supplied to the data lines  $DL_3$  and  $DL_4$  while the gate line signals at the gate lines  $GL_3$ ,  $GL_4$ ,  $GL_{k+3}$  and  $GL_{k+4}$  are high, the video data  $\textcircled{1}''+$  is written into pixels I, KM and I, the video data  $\textcircled{2}''-$  is written into pixels

J, 0 and BK, black data B+ is written into pixels K, BK and B0, and black data B- is written into pixels L, BL and BP, at time t3 as illustrated in Fig. 27. Subsequently, in the latter half T3' of the third frame period, when video data ③"+ and ④"- are supplied to the data lines DL<sub>3</sub> and DL<sub>4</sub>, respectively, and black data B+ and B- are supplied to the data lines DL<sub>1</sub> and DL<sub>2</sub> while the gate line signals at the gate lines GL<sub>3</sub> and GL<sub>k+3</sub> are high, the video data ③"+ is written into pixel K, the video data ④"- is written into pixel L, black data B+ is written into pixel BI, and black data B- is written into pixel BJ, at time t3' as illustrated in Fig. 27.

Thereafter, the same operation as described above is repeated.

Thus, in the same way as in the second prior art LCD apparatus of Fig. 10, a black region having a width of k gate lines where k = 1, 3, 5, ... is scanned to suppress the residual image phenomenon.

Even in the LCD apparatus of Fig. 23, since the data line driver circuit 2' of Fig. 24 has a smaller configuration than the data line driver circuit 12 of Fig. 2, the data line driver circuit 2' can be small in size, so that the integration can be enhanced. Also, since the output buffer circuit 26' of Fig. 24 has half the number of power consuming amplifiers as that of the data lines DL<sub>1</sub>, DL<sub>2</sub>, ..., DL<sub>m</sub>, the power consumption can be remarkably reduced.

In the above-described embodiments, although the black data voltage B+ or B- is set to be a maximum voltage or a minimum voltage in a normal white type LCD apparatus, the present invention can be applied to a normal black type LCD apparatus where the black data voltage B+ or B- is set to be the common voltage VCOM.

Also, in the above-described embodiments, the second type pixel includes two TFTs connected to one gate line; however, this second type pixel can include one TFT whose ON resistance is equivalent to the two TFTs.

5           Further, in the above-described embodiments, the locations of the first type pixels and the locations of the second type pixels can be exchanged with each other. In this case, the operation for the first horizontal period and the operation for the second horizontal period  
10          are exchanged with other.

Still, in the above-described embodiments, one or two first type pixels and one or two second type pixels are staggered; however, three or more first type pixels and three or more second type pixels can be staggered.

15          Furthermore, in the above-described embodiments, inversion methods other than the dot inversion method can be adopted.

Additionally, the present invention can be applied to hold type image display apparatuses other than  
20          an LCD apparatus, such as an electroluminescence (EL) display apparatus.

As explained hereinabove, according to the present invention, the data line driver circuit can be small in size and its power consumption can be reduced.